| Datasheets.org.uk - 100 Million Datasheets from 7500 Manufacturers. |
SG2524 SG3524 LINEAR INTEGRATED CIRCUITS REGULATING PUL
Top Searches for this datasheetSG1524 SG2524 SG3524 LINEAR INTEGRATED CIRCUITS REGULATING PULSE WIDTH MODULATORS COMPLETE POWER CONTROL CIRCUITRY UNCOMMITTED OUTPUTS SINGLE-ENDED PUSH PULL APPLICATIONS STANDBY CURRENT.,8mA TYPICAL OPERATION MAXIMUM TEMPERATURE VARIATION REFERENCE VOLTAGE polarity, transformer-coupled dc-to-dc converters, transformerless voltage doublers polarity converter applications employing fixed-frequency, pulse-width modulation techniques. dual alternating outputs allows either single-ended push-pull applications. Each device includes on-chip reference, error amplifier, programmable oscillator, pulse-steering flip-flop, uncommitted output transistors, high-gain comparator, current-limiting shut-down circuitry. SG1524, SG2524, SG3524 incorporate single monolithic chip function required construction regulating power supplies inverters switching regulators. They also used control element high poweroutput applications. SG1524 family designed switching regulators either ORDERING NUMBERS: SG1524J SG2524J SG3524J (Ceramic) SG2524N-SG3524N (Plastic) DIP-16 (Plastic Ceramic) BLOCK DIAGRAM 5/84 This Material Copyrighted Respective Manufacturer SG2524 SG3524 ABSOLUTE MAXIMUM RATINGS Ptot 1"stg Supply voltage Collector output current Reference output current Current through terminal Total power dissipation atTamb Storage temperature range Operating ambient temperature range SG1524 SG2524 SG3524 1000 CONNECTION DIAGRAM VREF THERMAL DATA Rthj-amb Thermal resistance junction-ambient This Material Copyrighted Respective Manufacturer SG1524 SG2524 SG3524 ELECTRICAL CHARACTERISTICS (Unless otherwise stated, these specifications apply SG1524, SG2524, SG3524, 20V, 20KHz). Parameter Test condition 524/SG2524 Min. Typ.l Max. Min. SG3524 Typ.l Max. Unit REFERENCE SECTION Vref Output Voltage VREF Line Regulation VREF Load Regulation 20mA Ripple Rejection 120Hz, Short Circuit Curr. Limit Vref 0,Tj VREF/ATTemp. Stability Over Operating Temp. Range AVref Long Term Stability 1000 Hrs. OSCILLATOR SECTION 'max Maximum Frequency 0.001mF, 2ki2 Initial Accuracy Constant Voltage Stability 40V, Af/AT Temperature Stability Over Operating Temp. Range Output Amplitude Output Pulse Width 0.01mF, ERROR AMPLIFIER SECTION Input Offset Voltage 2.5V Input Bias Current 2.5V Open Loop Volt. Gain Common Mode Volt. Comm. Mode Rejec. Small Signal Bandwidth OdB, Output Voltage COMPARATOR SECTION Duty-Cycle Each Output Input Threshold Zero Duty-Cycle Input Threshold Maximum Duty-Cycle Input Bias Current CURRENT LIMITING SECTION Sense Voltage with Error Amplifier Max. Out, Sense Voltage T.C. Common Mode Volt. OUTPUT SECTION (Each Output) Collector-Emitter Volt. Collector Leackage Cur. Saturation Voltage 50mA Emitter Out. Voltage Rise Time Fall time 2Kn, Total Standby Curr. Excluding oscillator charging current, error current limit dividers, with outputs open. This Material Copyrighted Respective Manufacturer SG1524 SG2524 SG3524 Fig. Open-loop voltage amplification error amplifier frequency. tOOKA '(tun Re>is iinp*d*nce around.Values wili begin limit duty- cycle. eiow'aOK mini Fig. Oscillator frequency timing components. Fig. Output dead time timing capacitance value. 0.001 PRINCIPLES OPERATION SG1524 fixed-frequency pulse-with-mo-dulation voltage regulator control circuit. regulator operates frequency that programmed timing resistor (Rj) timing capacitor (CT). established constant charging current This results linear voltage ramp which comparator providing linear control output pulse width error amplifier. SG1524 contains, on-board regulator that serves reference well powering SG1524's internal control circuitry also useful supplying external support functions. This reference voltage lowered externally resistor divider provide reference within common-mode range error amplifier external reference used. power supply output sensed second resistor divider network generale feedback signal error amplifier. amplifier output voltage then compared linear voltage ramp resulting modulated pulse high-gain comparator then steered appropriate output pass transistors pulse-steering flipflop, which synchronously toggled oscillator output. oscillator output pulse also serves blanking pulse assure both outputs never simultaneously during transition times. width blanking pulse controlled value This Material Copyrighted Respective Manufacturer SG1524 SG2524 SG3524 outputs applied push-pull configuration which their frequency half that base oscillator, paralleled single-ended applications which frequency equal that oscillator. output error amplifier shares common input comparator with current limiting shutdown circuitry overridden signals from either these inputs. This common point also available externally employed control gain compensate, error amplifier, provide additional control regulator. RECOMMENDED OPERATING CONDITIONS Supply voltage Reference Output Current Current through Terminal -0.03 to-2 Timing Resistor, Timing Capacitor, 0.001 TYPICAL APPLICATIONS DATA Oscillator oscillator controls frequency SG1524 programmed according approximate formula: 1.18 where Praticai values C-,- fall between 0.001 0.1juF. Praticai values fall between 100Kfl. This results frequency range typically from 120Hz 500KHz. Fig. Push-pull transformer-coupled circuit. Blanking output pulse oscillator used blanking pulse output. This pulse width controlled value O,-. small values required frequency control, oscillator output pulse width still increased applying shunt capacitance 100pF from ground. still greater dead-time required, should accomplished limiting maximum duty cycle clamping output error amplifier. This easily done with circuit below: Fig. VREF 1n916 Comp Synchronous Operation When external clock desired, clock pulse approximately applied directly oscillator output terminal. impedance ground this point approximately 2KQ,. this configuration C-,- must selected clock period slightly greater than that external clock. more SG1524 regu lato operated synchronously, oscillator output terminals should tied together, terminals connected single timing capacitor, timing resistor connected single terminal. other terminals left open shorted VREF. Minimum lead lengths should used between terminals. This Material Copyrighted Respective Manufacturer SG1524 SG2524 SG3524 Fig. Flyback converter circuit MECHANICAL DATA (Dimension (Plastic) 10.85*1.65 2.5A 1.27 _1778_ (Ceramic) 952m" This Material Copyrighted Respective Manufacturer Other recent searchesVLWW9900 - VLWW9900 VLWW9900 Datasheet TGA4505 - TGA4505 TGA4505 Datasheet LM323 - LM323 LM323 Datasheet FN4227 - FN4227 FN4227 Datasheet CS321613 - CS321613 CS321613 Datasheet bq27500 - bq27500 bq27500 Datasheet 2SC2625 - 2SC2625 2SC2625 Datasheet
Privacy Policy | Disclaimer |