L29C818 Octal register with additional 8-bit shiftable shadow reg

Datasheets.org.uk - 100 Million Datasheets from 7500 Manufacturers.

L29C818 Octal register with additional 8-bit shiftable shadow reg

Datasheet Thumbnail

Top Searches for this datasheet

Serial Scan Register
L29C818
Octal register with additional 8-bit shiftable shadow register
Serial load/verify writable control store
Serial stimulus/observation sequential logic
High-speed, low-power CMOS technology
Available 100% screened MIL-STD-883, Class
compatible with Am29818
Package styles available:
24-pin Plastic
24-pin Sidebraze, Hermetic
28-pin Ceramic
L29C818 high-speed octal register designed especially applications using serial-scan diagnostics writable control store. functionally compatible with Am29818 bipolar device.
L29C818 consists octal regfc; ster (the register), internally; nected 8-bit shift register register). Each col1 sponding clock pin, ftw^P F^Sistt! three-state outpjfirtoirt
input control combination data input routing MODI
Also, data present loaded into least significant position register rising edge this mode, register performs right shift operation, with contents each position replaced value least significant location. shiftedout serial output (SDO) pins devices into dia^ostichs^to.^ihen MODE low, thfbperatiortif registers ipletejy independent, enforced beh^ien
MODE high, internal ultiplexers route data between registers, port. contents register loaded into register rising edge diagnostic applications,
L29C818 Block Diag
MODE-
Register
P7-P0
Mode
REGISTER
Y0-Y4
DEVICES INCORPORATED 3-119
This Material Copyrighted Respective Manufacturer
Logic Products
Serial Scan Register
this allows data value input serial scan loaded into active data path machine.
When MODE high, causes parallel rather than serial load register. this mode, register loaded from Y7-Y0 pins rising edge This useful writable control store applications readback control store serial path.
When MODE high, used control input enable disable loading register, also affects routing register contents onto D7-D0 outputs. When low, register enabled loading above. When high however, prevented from reaching register, load occurs. order allow serve enable signal L29C818 devices serial configuration, special handling input
required. When MODE high, input drives output directly, bypassing register. This means that value will apply simultaneously L29C818s serial loop. However, ensure proper operation given device, user must ensure that setup time extended delays previous devices serial path.
D7-d0 port normally used input port register. writable control store applications however, this port connected pins used control store. order load this through serial path, necessary drive register contents onto D7-D0 pins. This accomplished when MODE high, rising edge occurs. Note from above that with high, loading register occurs. However, flip-flop which syncronously
enables port output buffer. output remains enabled until first rising edge during which either MODE low. Thus load control store RAM, data would shifted with MODE low. When entire control store word present serial registers, MODE pins brought high more cycles, preventing further shifting registers enabling contents onto port writing into RAM.
verify contents control store RAM, read into register normal fashion. Then, contents transferred parallel register driving MODE high with low. Then, register contents scanned serially returning MODE applying pulses.
Table Function table.
Inputs Outputs Action
MODE Y7-y0 D7-d0
SHIFT Normal Hi-Z
LOAD Normal Input
LOAD Input* Hi-Z
HOLD Normal Output
LOAD Normal Hi-Z
register value will loaded into register. value applied externally Y7-V0 pins.
Logic Products
DEVICES INCORPORATED
3-120
This Material Copyrighted Respective Manufacturer
L29C818
Maximum Ratings
Above which useful life impaired (Notes
.-0.5 +7.0
.-3.0 +7.0
.-3.0 +7.0
Operating Conditions
meet specified electrical switching characteristics
Mode Temperature Range (Ambient) Supply Voltage
Active Operation, Commercial 4.75 5.25
Active Operation, Military 4.50 V<VCC< 5.50
Electrical Characteristics
Over Operating Conditions
Symbol Parameter Test Conditions Unit
Output High Voltage =-15.0
Output Voltage 24.0
Input High Voltage
Input Voltage Note
Input Current Ground
Output Leakage Current Ground
Output Short Current Ground, Max, Note -100
Icci Current, Dynamic Notes
|CC2 Current, Quiescent Note
DEVICES INCORPORATED
3-121
Logic Products
This Material Copyrighted Respective Manufacturer
Serial Scan Register
Switching Characteristics
Logic Products
DEVICES INCORPORATED
3-122
This Material Copyrighted Respective Manufacturer
L29C818
Notes
Maximum Ratings Indicate stress specifications only. Functional operation these products values beyond those indicated Operating Conditions table implied. Exposure maximum rating conditions extended periods affect reliability.
products described this specification include internal circuitry designed protect chip from damaging substrate injection currents accumulations static charge. Nevertheless, conventional precautions should observed during storage, handling, these circuits order avoid exposure excessive electrical stress values.
This device provides hard clamping transient undershoot overshoot. Input levels below ground above will clamped beginning -0.6 device withstand indefinite operation with inputs range -3.0 +7.0 Device operation will adversely affected, however, input current levels will well excess
Duration output short circuit should exceed seconds.
Supply current given application accurately approximated
ncv2f
where
total number device outputs capacitive load output suppy voltage clock frequency
Tested with outputs changing every cycle load, clock rate.
Tested with inputs within Ground, load.
These parameters guaranteed 100% tested.
specifications tested with input transition times less than output reference levels (except tEN/tDlS test) input levels nominally Output loading resistive divider which provides specified plus capacitance.
This device high speed outputs capable large instantaneous current pulses fast turn-on/turn-off times. result, care must exercised testing this device. following measures recommended:
ceramic capacitor should installed between Ground leads close Device Under Test (DUD possible. Similar capacitors should installed between device tester common, device ground tester common.
Ground supply planes must brought directly socket contactor fingers.
Input voltages should adjusted compensate inductive ground noise maintain required input levels relative ground pin.
Each parameter shown minimum maximum value. Input requirements specified from point view external system driving chip. Setup time, example, specified minimum since external system must supply least that much time meet worst-case requirements parts. Responses from internal circuitry specified from point view device. Output delay, example, specified maximum since worst-case operation device always provides data within that time.
Transition measured from steady-state voltage with specified loading.
DEVICES INCORPORATED
3-123
Logic Products
This Material Copyrighted Respective Manufacturer
Serial Scan Register
Ordering Information Call Factory
Assignments
Function Function
CLKS
mode
1988, Logic Devices Incorporated. Reproduction portion hereof without written consent prohibited. Information contained this specification intended general product description subject change without notice. Logic Devices does assume responsibility product circuit described patent license rights implied.
East Evelyn Avenue Sunnyvale, 94086 Telephone 408-720-8630 408-733-7690
Logic Products
DEVICES INCORPORATED
3-124
This Material Copyrighted Respective Manufacturer

L29C818 Octal register with additional 8-bit shiftable shadow reg

Top Searches for this datasheet

Other recent searches