PL580-30
|
|
|
Top Searches for this datasheet
PL580-30 - PL580-30
PL580-30
38MHz-640MHz Phase Noise VCXO
Less than 0.4ps (12KHz-20MHz) phase jitter frequencies phase noise output 1MHz frequency offset -140dBc/Hz 311.04MHz, -131dBC/Hz 622.08MHz 19MHz-40MHz crystal input. 38MHz-640MHz output. Selectable PECL, LVDS, CMOS outputs. external varicap required. Output Enable selector. Wide pull range (+/-200ppm). 3.3V operation. Available 16-pin TSSOP packages.
CONFIGURATION
OUTSEL0v
OUTSEL1^
VDDOSC
VDDANA
VDDANA
VDDDIG
SEL0^
SEL1^
(1550,1475)
GNDBUF CMOS LVDSB PECLB VDDBUF VDDBUF PECL LVDS OE_SEL^
XOUT SEL2
2222-22A
OE_CTRL
DESCRIPTION
PL580-30 monolithic jitter phase noise VCXO, capable 0.4ps phase jitter PECL, LVDS, CMOS outputs, covering wide frequency output range 640MHz. allows control output frequency with input voltage (VCON), using cost crystal. PL580-30 designed address demanding requirements high performance applications such SONET, GPS, XDSL, etc.
VCON
C502A
GNDOSC
GNDANA
(0,0)
Note1: Denotes internal pull resistor.
SPECIFICATIONS
Name Size Reverse side dimensions Thickness Value micron micron
BLOCK DIAGRAM
VCON
VARICAP
Divider Charge Pump Loop Filter
XOUT
XTAL
Phase Detector
x16)
Output Divider (1,2,4,8)
GNDBUF
GNDDIG
QBAR
Perform ance Tuner
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
OUTPUT ENABLE LOGICAL LEVELS
OUTSEL0 (Pad #25)
OUTSEL1^ (Pad #18)
Selected Output
LVDS PECL (Default) High Drive CMOS Standard Drive CMOS
Note: bonding convenience, `OUTSEL0' incorporates internal pull down resistor while `OUTSEL1' incorporates internal pull resistor.
OUTPUT SELECTION ENABLE
OE_SEL^ (Pad
(Default)
OE_CTRL (Pad #30)
(Default) (Default)
State
Output enabled Tri-state Tri-state Output enabled
Bond "0", bond "1", #30: Logical states defined PECL levels OE_SELECT Logical states defined CMOS levels OE_SELECT
FREQUENCY SELECTION TABLE
SEL2
SEL1
SEL0
Selected Multiplier/Output Frequency
Max* Min* Reserved Reserved
pads have internal pull-ups (default value `1'). Bond Special Test Modes help selecting inductor value target output frequency.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
ASSIGNMENT
Name GNDOSC GNDANA GNDDIG GNDBUF OE_SELECT LVDS PECL VDDBUF VDDBUF PECLB LVDSB CMOS GNDBUF OUTSEL1 SEL1 SEL0 VDDDIG VDDANA VDDANA VDDOSC OUTSEL0B XOUT SEL2 OE_CTRL VCON (µm) 1042 1171 1400 1400 1400 1400 1400 1400 1400 1400 1389 1232 1042 (µm) 1089 1227 1365 1365 1365 1365 1365 1365 1365 1365 1365 1223 1017 Used select multiplication factor. Incorporates internal pull 3.3V power supply, Digital circuitry. 3.3V power supply, Analog circuitry. 3.3V power supply, Analog circuitry. 3.3V power supply, Oscillator circuitry. Used select CMOS, PECL LVDS output type. Incorporates internal pull down. Crystal input. crystal specification details. Crystal output. crystal specification details. Used select multiplication factor. Incorporates internal pull Connect Used enable/disable output(s). Output Selection Enable table. Voltage Control Input. 3.3V. Ground, Oscillator circuitry. Ground, Analog circuitry. Performance/Frequency tuning Inductor. Performance/Frequency tuning Inductor. Connect. Connect. Ground, Digital circuitry. Ground, buffer circuitry. Used select between PECL CMOS logic states Incorporates internal pull LVDS Output. PECL Output. 3.3V power supply, Buffer circuitry. 3.3V power supply, Buffer circuitry. Complementary PECL Output. Complementary LVDS Output. Single ended CMOS output. Ground, buffer circuitry. Used select CMOS, PECL LVDS output type. Incorporates internal pull Description
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
PERFORMANCE TUNING INDUCTOR VALUE SELECTION
Please refer PhaseLink's `PhasorV Tuning Assistance' software automatically calculate optimum inductor values your application. addition, chart below could used reference quick inductor value selection. Please note that inductor values mentioned table below, when using `PhasorV Tuning Assistance' derived based parasitic values PhaseLink's evaluation board. performance enhancement your custom board design, please follow following instruction: special test modes "VCO Max" "VCO Min" determine optimum inductor value. "VCO Max" represents high range "VCO Min" represents range. output frequency "VCO Max" "VCO Min" test modes VCO/16. This means that output frequencies around crystal frequency that will used. optimum inductor value where target crystal frequency closest middle between "VCO Max" "VCO Min" output frequencies. this case will lock middle tuning range with maximum margin either side.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings PARAMETERS
Supply Voltage Input Voltage, Output Voltage, Storage Temperature Ambient Operating Temperature* Junction Temperature Lead Temperature (soldering, 10s) Protection, Human Body Model
SYMBOL
MIN.
-0.5 -0.5
MAX.
+0.5 +0.5
UNITS
Exposure device under conditions beyond limits specified Maximum Ratings extended periods cause permanent damage device affect product reliability. These conditions represent stress rating only, functional operations device these other conditions above operational limits noted this specification implied. Note: Operating Temperature guaranteed design parts (COMMERCIAL INDUSTRIAL), tested COMMERCIAL grade only.
Crystal Specifications PARAMETERS
Crystal Resonator Frequency Crystal Loading Rating Crystal Pullability Recommended
SYMBOL
(xtal) (xtal)
CONDITIONS
Parallel Fundamental Mode VCON VCON 1.65V VCON 3.3V
MIN.
TYP.
17.7
MAX.
UNITS
Note: Crystal Loading rating: listed numbers only. Specify crystal value VCON 1.65V package parasitic. round number (i.e. 12pF) achieved adding external capacitors. same value XOUT, please note, that frequency pulling oscillator gain decrease.
Voltage Control Crystal Oscillator PARAMETERS
VCXO Stabilization Time VCXO Tuning Range output pullability VCXO Tuning Characteristic Pull range linearity VCON input impedance VCON modulation
SYMBOL
VCXOSTB
CONDITIONS
From power valid 40MHz; XTAL VCON 3.3V VCON=1.65V, ±1.65V
MIN.
TYP.
MAX.
UNITS
ppm/V
±200
VCON 3.3V, -3dB
Note: Parameters denoted with asterisk represent nominal characterization data production tested specific limits.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
General Electrical Specifications PARAMETERS
Supply Current, Dynamic (with Loaded Outputs) Operating Voltage Output Clock Duty Cycle Short Circuit Current
Note: CMOS operation advised above 200MHz with 15pF load; 320MHz with 10pF load.
SYMBOL
CONDITIONS
PECL/LVDS/CMOS PECL/LVDS (CMOS) 1.25V (LVDS) 1.3V (PECL) 38MHz<Fout<100MHz 100MHz<Fout<320MHz 320MHz<Fout<640MHz
MIN.
TYP.
MAX.
65/45/30 80/60/40 90/70
UNITS
2.97
3.63
Jitter Specifications PARAMETERS
Integrated jitter
CONDITIONS
Integrated
FREQUENCY
155.52MHz 311.04MHz 622.08MHz 77.76MHz 155.52MHz 311.04MHz 622.08MHz 77.76MHz 155.52MHz 311.04MHz 622.08MHz
MIN.
TYP.
MAX.
UNITS
Period jitter
With capacitive decoupling between GND. Over 10,000 cycles.
Period jitter Peak-toPeak
With capacitive decoupling between GND. Over 10,000 cycles.
Phase Noise Specifications PARAMETERS
Phase Noise relative carrier (typical)
FREQ.
77.76MHz 155.52MHz 311.04MHz 622.08MHz
@10Hz
@100Hz
@1kHz -124 -120 -116 -108
@10kHz -136 -132 -129 -118
@100kHz -132 -128 -124 -114
-145 -144 -140 -131
@10M -149 -150 -148 -138
UNITS
dBc/Hz
Note: Phase Noise measured VCON
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
LVDS Electrical Characteristics PARAMETERS
Output Differential Voltage Magnitude Change Output High Voltage Output Voltage Offset Voltage Offset Magnitude Change Power-off Leakage Output Short Circuit Current
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNITS
(see figure)
1.125 -5.7
1.375
LVDS Switching Characteristics PARAMETERS
Differential Clock Rise Time Differential Clock Fall Time
LVDS Levels Test Circuit
SYMBOL
CONDITIONS
(see figure)
MIN.
TYP.
MAX.
UNITS
LVDS Switching Test Circuit
10pF
VDIFF
10pF
LVDS Transistion Time Waveform
(Differential)
VDIFF
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
(Preliminary) PECL Electrical Characteristics PARAMETERS
Output High Voltage Output Voltage
PL580-30
MAX. UNITS
38MHz-640MHz Phase Noise VCXO
SYMBOL
CONDITIONS
(see figure)
MIN.
1.025
1.620
PECL Switching Characteristics PARAMETERS
Clock Rise Fall Times Clock Rise Fall Times Clock Rise Fall Times
PECL Levels Test Circuit
SYMBOL
FREQ.
<150MHz
CONDITIONS
MIN.
TYP.
MAX.
0.55 0.45
UNITS
>150MHz <320MHz >320MHz
@20/80% PECL @80/20% PECL
PECL Output Skew
2.0V
tSKEW
PECL Transistion Time Waveform
DUTY CYCLE
CMOS Electrical Characteristics PARAMETERS
Output drive current Output Clock Rise/Fall Time Output Clock Rise/Fall Time
SYMBOL
CONDITIONS
-0.4V, =3.3V 0.4V, 3.3V 0.3V 3.0V with load 20%-80% with Load
MIN.
TYP.
MAX.
UNITS
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
PL580-30
38MHz-640MHz Phase Noise VCXO
ORDERING INFORMATION
part ordering, please contact Sales Department:
47745 Fremont Blvd., Fremont, 94538, Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
order number this device combination following: Device number, Package type Operating temperature range
PL580-30
PART NUMBER PACKAGE TYPE TEMPERATURE C=COMMERCIAL I=INDUSTRAL
Order Number
PL580-30DC
Marking
P580-30DC
Package Option
(Waffle Pack)
PhaseLink Corporation, reserves right make changes products specifications, both time without notice. information furnished Phaselink believed accurate reliable. However, PhaseLink makes guarantee warranty concerning accuracy said information shall responsible loss damage whatever nature resulting from reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products authorized critical components life support devices systems without express written approval President PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 11/30/05 Page
Other recent searches
XEUY2720M - XEUY2720M XEUY2720M Datasheet
uPC2798GR - uPC2798GR uPC2798GR Datasheet
SFDMB3902F - SFDMB3902F SFDMB3902F Datasheet
LXT973 - LXT973 LXT973 Datasheet
LDTC113ZLT1G - LDTC113ZLT1G LDTC113ZLT1G Datasheet
HM5117400 - HM5117400 HM5117400 Datasheet
BD6157GLS - BD6157GLS BD6157GLS Datasheet
AQV22 - AQV22 AQV22 Datasheet
Privacy Policy | Disclaimer
© 2013 Datasheets.org.uk